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Optimum phase shift in the self-oscillating loop for
piezoelectric transformer-based power converters
Marzieh Ekhtiari, Tiberiu-Gabriel Zsurzsan, Member, IEEE, Michael A. E. Andersen, Senior Member, IEEE,
and Zhe Zhang, Senior Member, IEEE
Abstract—A new method is implemented in designing of self-
oscillating loop for driving piezoelectric transformers. The im-
plemented method is based on combining both analog and digital
control systems. Digitally controlled time delay through the self-
oscillating loop results in very precise frequency control and
ensures optimum operation of the piezoelectric transformer in
terms of gain and efficiency. Time delay is implemented digitally
for the first time through a 16 bit digital-to-analog converter
in the self-oscillating loop. The new design of the delay circuit
provides 45 ps time resolution, enabliong fine-grained control of
phase in the self-oscillating loop. This allows the control loop to
dynamically follow frequency changes of the transformer in each
resonant cycle. Ultimately, by selecting the optimum phase shift,
maximum efficiency under the load and temperature condition
is achievable.
Index Terms—Optimum delay line; self-oscillating loop; phase
shift; switch mode power supply; zero-voltage switching; piezo-
electric transformer.
NOMENCLATURE
ADL-CEZC Adjustable delay line circuit added to the
CEZC block.
C Resonant capacitance of the piezoelectric
transformer.
Cd1 Input electrode capacitance of the piezoelec-
tric transformer.
Cd2 Output electrode capacitance of the piezo-
electric transformer.
CEZC Current estimation zero crossing.
DDL Dynamic delay line.
DDLin Input signal of the DDL block.
DDLout Output signal of the DDl block.
EDDLin Input signal of the digitized delay line block
passed through the edge detector.
FF Flip-flop.
FPGA Field-programmable gate array.
FTD Fixed time delay.
HS High-side gate voltage.
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ires The resonant current of the piezoelectric
transformer.
L Internal inductance of the piezoelectric
transformer.
LS Low-side gate voltage.
MOSFET Metal-oxide-semiconductor field-effect tran-
sistor.
ODL Optimum delay line circuit block.
ODLout Output signal of the optimum delay line
circuit block.
R Dielectric losses inside the transformer.
Rm Matched load for the piezoelectric transfor-
mer.
vF Switching voltage.
ZCires Zero crossed signal of the estimated reso-
nant current.
ZVS Zero-voltage switching.
ω Switching angular frequency.
φI Phase shift of the resonant current with
reference to the turn-off time of the low-
side switch.
I. INTRODUCTION
516.0ptPiezoelectric transformer-based switch-mode power
supplies have never seen wide-spread commercial success, but
still see development and use in niche applications where their
replacement is difficult [2]–[4]. Specifically, inductorless PT-
based switch-mode power supplies (SMPS) are being used
because of their magnetic neutrality and immunity to high
magnetic fields, where no substitute technology exists [5]–[8].
While these transformers exhibit some advantages over con-
ventional transformer-based converters, such as smaller size,
lighter weight and lower electromagnetic interference [9]–
[12], their research interest has been hampered by their long
prototype iteration times. The PT is normally operated in a
narrow frequency band around its fundamental or primary
resonance frequency with a matched load coupled to the output
of the transformer. The optimum operating frequency shows
strong dependency on parameters such as temperature, load,
fixation and age [9], [13]–[15]. In order to optimally operate
a PT at a frequency slightly above resonance [16], where
it exhibits inductive behavior, it is necessary to follow the
parametrically dependent resonant peak [13], [17]–[19].
When an inductorless topology is employed for PT-based
converters, the operating frequency of the transformer is
reduced to a narrow band in which it exhibits an inductive
behavior. Due to a very high Q factor, small variations in the
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resonant frequency can easily cause instability in the converter.
However, keeping operating frequency at a proper point slig-
htly above resonant frequency is difficult through open-loop
control. As a consequence, closed loop control is indispensable
for compensating influence of parameters such as load and
temperature, in order to have stable transformer operation
and thereby accurate converter performance [12], [20]–[22].
Nonetheless, despite their difficulty in implementation and
higher cost, inductorless topologies are the only solution in
applications where magnetic neutrality of the converter is
of paramount importance. The converter presented herein is
designed to be used inside of a magnetic resonance imaging
(MRI) scanner, in the presence of magnetic fields in excess of
3 T. In such a high field, magnetic cores would fully saturate,
while the uncontained magnetic fields of coreless inductors
would negatively impact the scanner image quality.
Moreover, the intended final application of the converter is
to drive a highly capacitive load at low frequencies, ranging
from dc to 100Hz in the form of a quasi-static piezoelectric
motor. The motor is called Piezoelectric Actuator Drive (PAD)
and is intended to be used inside an MRI chamber for precise
positioning of the patient table within the bore of the scanner
itself [23]. Therefore, the load range is narrow and quasi-
static from the converter perspective as it essentially meant
to operate in tracking dc mode.
The options for closed-loop control are phased locked loop
(PLL) and self-oscillating loop control methods. The PLL
approach, which is also a controlled oscillator, is not a good
option for the inductorless PT-based converters, as their multi-
period lock-in delays do not allow for fast tracking of changes
in converter operating point [16]. Thus, self-oscillating loop is
used for the closed-loop control of the transformer’s operating
point, which enables cycle-by-cycle adjustments.
The self-oscillating loop is able to adjust its phase shift to
follow the PT’s resonant frequency. An implemented adjus-
table time delay compensates for the rest of the phase shift
in the loop for frequency variations. This is more important
when a PT-based converter is operating in bi-directional mode
for energy recovery [21]. As an example, when the energy
transfered by the converter needs to be controlled to maintain
DC output voltage at different voltage levels, the PT’s load
changes [19], [21]. Any change in the PT’s load causes
a change in its operating point [19]. In order to keep the
PT operating efficiently, its driving frequency should follow
resonance peak changes. This is performed by changing the
converter’s switching frequency. The switching frequency is
controlled through a self-oscillating loop [20], [24]. There-
fore, by changing the pre-designed phase shift, the switching
frequency follows variations in the PT’s resonant current.
Phase shift compensation with high resolution becomes
necessary, especially when the load of the converter is va-
riable. Notably, the PT’s transfer function also varies with
temperature [13], [25]. These variations directly translate to
the PT’s load variations. If the total phase shift of the loop is
not properly adjusted to an integer factor of 360°, it causes
a damping of the resonant current. Therefore, closed-loop
operation cannot be achieved and basically the converter will
not start working. Therefore, very fine resolution for phase
shift adjustment is required. A more thorough explanation of
the self-oscillating loop is provided in the Section II.
Several attempts have been made for closing the feedback
loop in the PT-based SMPS [12], [20], [26]. In previous
research, an adjustable time delay block that controls the total
loop phase has been implemented for a bi-directional converter
through an analog circuit. This was done by detecting peaks in
the PT’s resonant current [21], [27]. In closed-loop operation,
360° phase difference cannot be ensured for the load or
temperature variations of the PT, particularly in bi-directional
operation [21]. The principle behind self-oscillation obtained
in the prior art is explained in the sub-section II-A and
experimental results are provided in the sub-section II-C.
The analog implementation becomes unstable when the
phase error approaches 0 [21]. To solve this problem, a
mixed-signal phase shift compensation is applied in this paper.
Changes in the PT’s resonant frequency are compensated
for by detecting and adding required phase shift in order to
obtain a full loop phase shift of 360°. Furthermore, digital
implementation allows for fine changes in time delay inside
the loop for frequency tracking. Compensation is performed
by adding a finely-controlled time delay to the feedback chain.
Resolution of the applied time delay is 45 ps. This ensures that
the added time delay is finely controllable in order to precisely
adapt the frequency of the self-oscillating loop and match
changes in the PT’s operating point [28]. More explanation
about the proposed method is provided in the sub-section III-A
and experimental results are provided in the sub-sections II-C
and IV. This further ensures soft switching operation of the
PT and therefore, the highest attainable efficiency.
II. SELF-OSCILLATING LOOP FOR PT-BASED CONVERTERS
A. Principle and design considerations
Any piezoelectric transformer presents three distinct circuit
behaviors with frequency, from its impedance perspective. It
is capacitive at low frequencies, behaves like a resistor at reso-
nance and antiresonance and presents inductive properties in
between. This is illustrated in a simplified, qualitative fashion
in Fig. 1a. In order for a PT-based inductorless resonant
converter to be able to both soft switch and oscillate, the PT
needs to be operated in its inductive region. This is achieved
by ensuring a phase lag between the transformer current and
its corresponding voltage of up to pi/2 radians. In a simplified
fashion, this can be achieved in a switch-mode converter by
using the PT resonant current to generate the corresponding
switching waveforms while ensuring the right amount of time
delay to maintain transformer inductive operation. Fig. 1b
illustrates this process. Thereby, delays induced by circuitry
in these types of converters are actually beneficial, as long as
the total amount of circuit delay does not exceed the resonant
period length of the transformer.
Essentially, two requirements need to be satisfied in order to
be able to produce sustained oscillation in closed-loop. One is
that phase angle of the entire loop should be an integer multi-
ple of 360°; the other requirement is that the loop gain should
be greater than unity to start-up oscillation. This criterion is
the Barkhausen oscillation criterion for feedback systems and
0885-8993 (c) 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2017.2771297, IEEE
Transactions on Power Electronics
Im
p
ed
a
n
ce
 (
lo
g
)
Frequency (log)
P
h
a
se
fr fa
Capacitive Inductive Capacitive
R
esistive
R
esistive
(a)
V oltage
Current
Zero crossing
Edge detect
Delay
High− side
Low − side
(b)
Fig. 1. Illustrative impedance and phase behavior of piezoelectric transformers
versus frequency (a) and simplified method of maintaining inductive operation
(b).
is essentially a simplified and less mathematically rigorous
loop-gain method for attaining self-oscillation, compared to
the harmonic balance approach [29], [30]. Its attractiveness
lies within its simplicity, even though its conditions are not
sufficient to ensure self-oscillation in all possible operating
conditions. The former condition is fulfilled by adjusting phase
shift through the loop. The latter condition is fulfilled by a
comparator-based design since the comparator’s gain can be
considered infinite and therefore its output becomes saturated
to the rail voltages, generating square waves in the output.
In the designed circuit there is a hysteresis controller which
operates as an oscillator during start-up with a frequency close
to or lower than the PT’s resonance frequency. The start-
up frequency can be designed to be slightly lower than the
resonance frequency. In this case, it is ensured that oscillation
does not lock into the second or higher resonance of the
PT. Fig. 2 shows the block diagram for the self-oscillating
loop [20], and Fig. 3 shows the circuit for the self-oscillating
loop together with the PT-based power stage with matched
load. Equation (1) represents the time period of this self-
induced oscillation.
T = R′F C3 ln(1 +
2R4
R5
) (1)
where R′F is equivalent resistance of two parallel resistors,
RF and R3. The resistor R5 is used in order to provide an
initial condition for the capacitor and helps with oscillation
PT
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Fig. 2. Block diagram of prior art self-oscillating loop.
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Fig. 3. Circuit design demonstrates principle of self-oscillating loop in PT-
based SMPS.
start-up. The ratio of R4/R5 forms the hysteresis window to
specify a voltage range and to build the appropriate level of
noise immunity.
Thereby, small perturbations in the loop start the self-
induced oscillation. This results in self-excitation of the re-
sonant current inside the PT during the start-up. Self-excited
square waves with a frequency lower than or close to the
resonant frequency of the PT will excite resonant modes inside
the transformer. This is achieved by the fundamental frequency
of the square waves and its higher order harmonics. Since the
PT is operating as a high Q band-pass filter (BPF), it filters
higher order harmonics out and transfers the fundamental
component to its output. The electrical quality factor of the
PT is derived as:
Q =
1
ω Cd2RL
(2)
where ω = 1/
√
LC is the series-resonance angular frequency
of the PT [31], [32]. Therefore, resonant current is considered
as sinusoidal waveform described in (3).
ires(t) = Ipk(t) sin(ωt − φI) (3)
where φI ∈ [0, pi] is the current phase angle and ω is the
same angular frequency defined above.
The amplitude of the fundamental resonant current grows
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with time, until its level is large enough compared to the
self-induced oscillation. Since the amplitude of the sinusoidal
waveform at the output of low-pass filter (LPF), shown in
Fig. 2, is greater than the amplitude of the self-induced
oscillation waveform, the oscillator operates as a comparator.
This allows the comparator’s behavior to change from that
of an oscillator to that of a true comparator. Therefore, it
compares resonant current with a DC level in order to mark
the zero crossing of the current. The loop is designed for the
case where the PT is connected to the resistive matched load
[20] by considering Mason’s equivalent parameters [33], [34].
The load resistance is obtained from
Rmatched =
1
ω Cd2
(4)
The reasoning behind this design choice is that a matched load
is considered to be the worst-case scenario for a PT, in terms of
achieving soft switching [35]. Attaining zero-voltage switching
(ZVS) is crucial for efficient converter operation. Fig. 4a shows
the trend of load resistance versus ZVS factor [35]. The ZVS
factor, denoted V ′P , is a dimensionless, qualitative metric that
provides a simplified measure of the soft-switching capability
of a piezoelectric transformer used as a resonant tank in an
inductorless converter configuration. At the matched load, the
energy transfer through the PT is maximum and therefore its
efficiency is maximized as well. This results in a point of
minimum on the ZVS factor axis [19], [34]. The role of the
ZVS factor is to provide the worst-case scenario for analyzing
PTs in terms of soft switching capability. Therefore, if ZVS
is achieved for the matched load, it will be obtained for other
loads as well [35]. The expression for the soft-switching factor
is based on an analytic analysis of ZVS in the following
equation [36]:
V ′P =
1
n2
Cd2
Cd1
36
√
6
9pi2
η (5)
where η is the efficiency of the transformer and n is the
transformation ratio. If the ZVS factor V ′P is above unity,
then the PT is capable of achieving soft-switching. The full
mathematical derivation and proof of general validity for this
factor are elaborated in [35], [36]. For sake of clarity, the
proof will not be presented here. Therefore, the ZVS region
is a narrow frequency range above resonance, where the PT
behaves as an inductor and V ′P > 1. Furthermore, the ZVS
bandwidth of the PT is a ratio of L/C for a constant resonance
frequency [35]. Equation (5) and Fig. 4b are based on a
primary analysis of ZVS in order to justify the necessity to
design a driver and self-oscillating loop for the matched load,
where Fig. 4b shows the soft switching factor for a PT as an
example [35].
B. Current estimation zero crossing (CEZC)
The resonance current in the PT is not directly measurable
and is therefore reconstructed two measurement points, which
successively capture the individual dynamics within either
conduction or dead-time. Voltage vB(t) across RB , denoted as
VB in Fig. 3 measures the dynamics of the resonance current
while the switches are on. Voltage vA(t) across RA, denoted
VA in the same figure measures the dynamics of the resonant
Matched load
100
RL, linear
V
Pm
ax
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(a)
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(b)
Fig. 4. Soft-switching factor for PT as a function of load resistance (a)
and normalized frequency vs. normalized soft switching factor for PT; R =
98 mΩ, C = 11.27 nF , L = 733 µH, Cd1 = 112 nF , Cd2 = 14.6 pF ,
N = 112 (b).
current during dead time, while both switches are off. The
current in this period is supplied by the Mason-equivalent
inductor to the PT’s input capacitor Cd1. This current can
be measured by differentiating the voltage across Cd1. This is
performed by using CA and RA as a differentiator. CA should
be at least 10 times lower than Cd1 in order not to affect the
input capacitance of the PT and, subsequently, dead time and
ZVS factor of the transformer. RA and RB are also chosen to
have low values and in order to set a ratio between vA(t) and
vB(t) for the input of the op-amp. Subtraction of these two
voltage waveforms through the op-amp results in elimination
of the steady-state current through both measurement points
and therefore an approximate sine waveform representing the
resonant current will be reconstructed in the output [16], [20],
[37]. The voltage in the output of the op-amp is thus
vout|opamp(t) = G1(vA(t)− vB(t))
= G1(RACA
d
dt
vCd1(t)−RBires(t)) (6)
where G1 represents the gain of the op-amp. The estimated
current has a 180° phase shift compared to the resonance cur-
rent which results in the same zero-crossing points. Thereafter,
the estimated resonance current is transmitted to a second
order low-pass filter (LPF) which provides an additional phase
shift through the feedback loop. In order to have adequate
phase shift through the LPF, its cut-off frequency is adjusted
to be around the resonance frequency. The sole purpose of
this additional phase shift is to adjust the control variable
zero point to an initial, arbitrary phase shift. This is purely
for ease of experimentation and the same effect can be
achieved by initializing the control variable to a value different
from 0. Additionally, some harmonics are eliminated by the
LPF, resulting in a smoother waveform which contains the
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TABLE I
PT EQUIVALENT PARAMETERS
Parameter Value Parameter Value
Cd1 3.83 nF Cd2 626 pF
C 565 nF R 5.63Ω
L 3.5mH N 3.57
TABLE II
MAIN CIRCUIT COMPONENTS
Component Model Manufacturer
MOSFET IPD600N25N3 G Infineon
Gate Driver MAX15019 Maxim
DAC AD5689 Analog Devices
TABLE III
PHASE SHIFT DURING ONE SWITCHING CYCLE IN THE
SELF-OSCILLATING LOOP; SWITCHING FREQUENCY IS 118.3 KHZ
WITH TIME PERIOD OF 8.45 µS.
Delay Time[µs] Phase[°] Duty cycle[%]
HS−→HSGD 1.59 67.8 18.85
HSGD−→Iest 0.27 11.5 3.19
Iest−→LPF 6.09 259.4 72.04
LPF−→CEZC 0.5 21.3 5.92
Total 8.45 360 100
fundamental harmonic of the resonance current. The filtered
signal is transmitted to the comparator and generates a square
wave indicating the zero crossing of the input signal. The
square wave signal is fed into the adjustable time delay in
order to compensate for the rest of the phase shift to have
a total of 360° in the whole loop from the input of the gate
driver to the output of feedback loop. In case the switching
frequency needs to be decreased, the total phase shift should
be increased.
C. Experimental results
Fig. 5 shows experimental waveforms. The designed board
is shown in Fig. 6. A radial-mode PT with Mason’s equivalent
circuit, shown in Fig. 3, is used, driven by square wave signals
with a switching frequency of 118.3 kHz, while driving a
resistive load of 225Ω. Moreover, the reconstructed resonant
current from voltages VA and VB is shown in Fig. 5. Further-
more, the equivalent parameter values of the PT are measured
and shown in Table I. The most important circuit components
are identified in Table II. Phase shifts and corresponding time
delays between stages are measured and shown in Table III.
III. PHASE-SHIFT SELF-OSCILLATING LOOP WITH DIGITAL
DELAY LINE
A. Digitized delay line
An initial investigation, performed by mapping relative
changes in the frequency to the output voltage variations,
confirms the necessity of very fine time adjustment capabi-
lities. The result of this investigation shows that there is an
measurable change in the amplitude of the PT’s output voltage
for every 10Hz change in switching frequency. For example,
M3
C1
C2
C4
Fig. 5. Reconstruction of the resonant current. C1: switching voltage vF ,
C2: VA, M3: VB, C4: G1 (VA-VB).
Fig. 6. DDL and CEZC-A boards.
if the operating frequency of 100 kHz increases by 10Hz, the
output voltage shows a considerable change in the amplitude,
with empirical experiments showing up to 25% deviation.
This output voltage variation depends on the transformer, the
range of operating frequency and the output load. Therefore,
a precision of minimum 10Hz is set as a design target, which
results in a minimum 1 ns time delay resolution, as
∆tres =
∣∣∣∣ 1f2 − 1f1
∣∣∣∣ ⇒ ∣∣∣∣ 1100000 − 1100010
∣∣∣∣ ≈ 1 ns.
where ∆tres is the desired time step and f1 and f2 represent
an arbitrary change in operating frequency. Thereby, a phase
shift self-oscillating closed loop is designed together with
the contribution of the digital-to-analog converter (DAC) and
field-programmable gate array (FPGA). These are used to
implement a high-resolution time delay inside the dynamic
time delay block.
Fig. 7a shows the circuit designed for the dynamic delay
line (DDL) together with the drawing of the input and output
waveforms of the DDL circuit block. In this block, the input
signal is first transformed into edge-detected one-shot pulses
which are then used as a clock source for the flip-flop. The
output of this flip-flop is then used to reset the hardware
integrator present in the circuit. Namely, when the input signal
edge-triggers the flip-flop, the feedback capacitor in the op-
amp feedback starts charging, thereby creating a linear voltage
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slope. This is then compared to the variable reference voltage
provided by the DAC. Thereafter, the complementary output
of the comparator resets the flip-flop which consequently turns
the MOSFET D1 on and discharges the feedback capacitor,
thereby resetting the integrator. Since the input pulse triggers
the start of the integration, the variable reference provided to
the comparator by the DAC coupled with the voltage slope
work together to create a time-delayed version of the input
pulse which is proportional to the DAC output value. The
output of the comparator is then latched for a short time
by its own output through a high-passed signal to its latch
pin, resulting in one-shot pulses at the output of the DDL.
The performance achieved by the delay block is illustrated in
Fig. 7c. A total delay of 3 µs is adjustable in 216 − 1 steps,
with an average exhibited jitter of 90 ps, although the last
3000 samples show a drastic increase in jitter, making the
uppermost range of the control variable unusable in practice.
This drastic increase in jitter is due to the reference voltage
in the comparator in Fig. 7a hitting its supply rail. These
timing and jitter measurements were performed with a 40 Gb/s
oscilloscope.
B. Self-oscillating loop based on the optimum time delay
A new phase shift self-oscillating loop for the PT-based
converter is designed and proposed consisting of mixed-signal
control. Fig. 8a shows the simplified block diagram of the
proposed closed-loop with its main blocks. The output signal
of the current estimation zero-crossing (CEZC) block is a 50%
duty cycle square wave signal ZCi, having the same frequency
as the PT. For the closed-loop operation the reference signal is
considered to be the high-side gate voltage (HS). The resonant
current zero crossings will then be used to determine the
MOSFET gate signals. In this design, the rising edge of ZCi
is used for turning on the high-side switch. By working on
the different operating frequency ranges, there is a need for
adjusting the phase shift of the LPF inside the CEZC analog
block to synchronize the ZCi and high-side signals. In order
to avoid adjusting phase shift in hardware, a digital time delay
circuit is added to the CEZC block, named adjustable delay
line (ADL-CEZC). The delayed estimated resonant current is
then tied to the optimum delay line block (ODL). The output of
the ODL is then capable of prolonging the switching period by
changing the on time of the switches (Ton). The output of the
ODL is fed into the control block in order to generate the high-
side and low-side signals as input to the gate driver. In addition
to the hardware control gates, the FPGA is also capable to
break the control loop and force open-loop operation through
the control block.
Fig. 8b shows a more detailed view of the feedback path
from Fig. 8a, while also expanding on the main input and
output signals inside the block diagram. The voltage vF is
the transformer’s primary-side voltage while exhibiting soft
switching. ires shows the resonance current of the PT. Howe-
ver, in the PT-based SMPS the resonant current is dependent
on the characteristic parameters of the PT and it changes
its polarity when either the switches are turned on or their
body diodes conduct. Therefore, depending on the operating
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Fig. 7. DDL circuit (a), input and output signals (b) and circuit performance
in terms of linearity and jitter (c). The delay sweep shows a linear response
with a 45 ps step resolution and an average jitter of 90 ps.
frequency and temperature of the PT, there is a phase shift
between the resonant current and the switching voltage, that
is defined as φI in (3), [34]. The signal ZCires shows the
zero crossing resonant current. The output of the adjustable
delay line (ADL-CEZC) turns on the half-bridge switches.
This block is composed of a digital delay line (DLon) and
a FF with 50% square waves in its input and output. The
50% square wave signal fed into to the ODL and it can be
time delayed through a reference signal. In the end the one-
shot pulse signal (DLoff ) generated in the output of the ODL
turns off the MOSFETs. The high-side and low-side switches
are turned on by rising edges of ZCdly and ZCdly signals,
respectively, which are used as clock inputs to the control
block FFs. The output of the ODL block is then used to reset
the FFs, thereby turning the switches off.
The dead-time is first adjusted for a specific design regar-
ding a certain PT and switching frequency. By adjusting the
time-delay for turning the switches off, the frequency of self-
oscillation changes. The propagation delay in the control block
is assumed negligible in the waveforms shown in Fig. 8c.
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Fig. 8. Block digram of self-oscillating loop with optimum phase (a), a more
detailed view of the main circuit blocks(b) and signals with proportional delay
for demonstrating the functionality of the optimum phase control method (c).
IV. RESULTS
A prototype has been built and analyzed. Great focus has
been placed on full circuit modularity. Fig. 6 shows designed
modular boards for DDL and CEZC blocks. The circuit
implemented for CEZC is very similar to one explained in
section II-B. Fig. 9 shows signals in the input and output of
the DDL module in the setup.
Fig. 10 shows the full converter efficiency as a function of
both the delay and per-unit voltage gain. The input voltage is
24V and the load is a 225Ω resistor in parallel with a 470 µF
capacitance. For each specific output voltage the delay has
been swept from a minimum value to the maximum value in
the range that ZVS is obtained. The starting point for the delay
sweep is set to 115.6 kHz for each voltage gain step. Efficiency
Fig. 9. Signal waveforms where dynamic delay is applied; C1: switching
waveform (vF (t)); C2: CEZC as input of DDL block; C3: one-shot pulse as
input of DDL block (EDDLin); C4: output of DDL (DDLout).
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Fig. 10. Experimental results: Efficinecy as a function of delay and per-unit
voltage gain.
is increasing with both delay and gain, but the delay is seen to
have a more important impact on the final result. As the output
power increases, the overall soft-switching region narrows
down drastically, with the converter actually being unstable
in the dark blue region. Moreover, while switching losses are
eliminated through soft-switching, due to the relatively low
switching frequencies, conduction losses are still present and
have a significant impact on the overall efficiency, especially
in the low power region. That being said, the overall efficiency
may seem unattractive but this is attributed mainly to a sub-
optimal piezoelectric transformer design process. Finally, the
overall performance of the proposed mixed-signal controller
is independent of the obtained efficiency, as its dual capability
of following changes in operation point and ensuring soft-
switching is achieved.
V. CONCLUSION
General operation of a self-oscillating loop for piezoelec-
tric transformer-based power converters was explained. The
designed circuit for operating the transformer together with
experimental results were provided. The circuit is based on
a new idea for compensating and controlling the total loop
phase shift for the self-oscillating PT loop through digital
means, in order to achieve and maintain soft switching. This
is combined with a resonance current estimation that is able
to start and maintain the circuit oscillation. The operation
of and cooperation between the analog resonance current
estimator and digital phase shift adjustment were presented
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in detail, together with some insight into the performance
of the designed circuit. The concept was proven through
experimental results. 45 ps time step resolution is deemed
more than sufficient for adjusting the phase shift of the loop.
The designed circuit is able to follow fine changes in the
resonance frequency of the PT in every cycle. Experimental
results show the proof of concept. Although this application
is focused on PT-based power converters, the method has a
general application and can potentially be used for other types
of resonant converters. The main advantage is that the method
implemented has flexibility for phase shift compensation, but
the disadvantage is a complex control method.
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